The location and extent of the VPD info depend on the system.
The systems with the T4 complex have some of the info stored directly in
the flash BIOS image (the update procedure copies this unique
information to the new image on the BIOS update). I'd have to check to
refresh my memory but IIRC this consists just of the complex S/N and
FRU. Planar S/N (and FRU?) together with the system unit S/N are in the
EEPROM. Some of this information is replicated in the NVRAM together
with some unique data. That is how the system can tell that the
processor complex was changed, even if you replace it with the exact
same type.
The 85 K/N BIOS image contains the VPD structure, but I don't think this
is actually used. It probably uses just the EEPROM and NVRAM.
Lacuna's BIOS image doesn't have the VPD struct. and uses EEPROM and NVRAM.
The ROM/IML systems w/ the planar EEPROM most likely use the same scheme
as well.
You can check what VPD data is available in the "Display Revision
Levels" part of the system programs.
On 01.02.2023 19:33, Louis Ohland wrote:
VPD = CPU?
IBMMuseum wrote:
I think IBM is referring to support of the Intel 486DX2-66 CPU with
Write-Back cache (S-spec 'SX955') on the Bermuda - I don't remember
how I was testing the CPU I had. There might be a typo for the 'SX954'
S-spec (486DX2-50 with WB cache), since it would be the same stepping
as 'SX955': https://www.ardent-tool.com/CPU/486_Step.html
--- SoupGate-Win32 v1.05
* Origin: fsxNet Usenet Gateway (21:1/5)