1. Forum
  2. Usenet
  3. COMP.ARCH.FPGA

  • Re: A Simple VHDL Abstraction of an Efficient Clock Prescaler Using Cas

    From =?UTF-8?Q?Niocl=C3=A1s_P=C3=B3l_Cai@21:1/5 to All on Wed Aug 7 20:51:47 2024
    XPost: comp.lang.vhdl, comp.arch.embedded

    On Tue, 6 Aug 2024, Fereydoun Memarzanjany wrote:
    "[. . .] I'll respond to them now."

    Welcome back!

    --- SoupGate-Win32 v1.05
    * Origin: fsxNet Usenet Gateway (21:1/5)